Well, the D flip-flop (transparent latch) is set up such that the S and R inputs of an RS flip-flop have an inverter between them which guarantees that you will never get the 11 condition at the input. So the output will always be well defined (if the components are behaving as expected!)